Events
CICC 2002
DAC 2002

Articles
Infrastructure for Design Reuse
Solve Timing and Signal Integrity Problems
An Effective Way of Design Reuse

Success Stories
Synopsys chooses RUBICAD's LADEE for layout migration of 0.13-micron memory compilers
Peregrine cuts design time and costs
IMI increases performance
OKI reuses Hard IP
Philips migrates microprocessor core
Qualcomm optimizes Standard Cell Libraries
Xilinx migrates FPGA

LACE 2.1 Is Shipping Now

SAN JOSE, CA.--April 8, 1996--Rubicad Corp., a supplier of integrated circuit layout conversion tools, announced today that a new version of its Layout Conversion Environment-LACE 2.1 is shipping. Version 2.1 of LACE adds enhancements that improve Integrated Circuit (IC) layout conversion speed, memory utilization and usability.

LACE automatically converts existing design layouts for use with new fabs or technologies. Using LACE to convert an existing layout improves time-to-market and allows design and layout engineers to optimize an existing layout for performance, power or area utilization. Using LACE, IC layout conversions take one to two weeks to setup, and 20 hours of CPU time to automatically convert a typical 50,000 transistor design on a Sun Sparc 20 workstation. Similar manual conversions take several man months.

According to Michael Reinhardt, Rubicad's president and founder, "Our strategy focuses on  helping designers improve time-to-market for their silicon systems by dramatically decreasing the time it takes to reuse an existing, proven IC layout. "

Reinhardt continued, "Today's submicron designs and high-speed and low-power applications often require full custom layouts to meet specifications. Changing the layout to switch to a new technology or a different fab to meet a technology's requirements is difficult and time-consuming without an automatic conversion tool. And especially difficult for submicron technologies where design rules and transistors change non-linearly. "

What's New in LACE:
The new version of LACE has a 30% faster compaction algorithm than previous versions. LACE v2.1 offers better memory utilization. Circuits that are  50% larger  are converted with no increase in memory. For example, a design of  70,000 transistors uses 512MB on a Sun Sparc 20 workstation for conversion.

Improvements to the Graphical User Interface (GUI) makes it easier to use.

Reinhardt noted, "LACE version 2.1 represents our second major enhancement to LACE, since its introduction at the Design Automation Conference in 1994. The new features in version 2.1 answer our customers' requests to improve LACE's performance and flexibility."
 

More About LACE:
With LACE, a layout can be automatically converted to follow new design rules and new transistor and wire sizing within hours. LACE optimizes an IC layout for performance, area, or power consumption. LACE compacts and converts full custom, standard cell and synthesized layouts. It converts standard GDSII mask layout files from one technology to another. LACE's automatic layout conversion can be customized for any design style (standard cell, full custom or synthesized). LACE users report that their IC design and layout times improve by up to 10 times.

About Rubicad:
Rubicad Corp., headquartered in San Jose, CA, is a pioneer in applying automatic IC layout conversion techniques to existing design layouts. The company offers LACE, a Layout Conversion Environment, for improving IC design and layout cycle time.
Customers include: IC manufacturers, IC design centers, semiconductor companies, fabless IC design houses and systems manufacturers.
For information, contact Rubicad Corp., 1150 North First St., Suite 130, San Jose, CA 95112, Tel: (408)995-3334, Fax:(408) 995 3335, info@rubicad.com.

LACE is a registered trademark of Rubicad Corp.
All other trademarks are the properties of their respective owners.

###

LACE is a registered trademark of Rubicad Corp.
All other trademarks are the properties of their respective owners.

Back to Top